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Abstract- We present efficient method for reducing test accommodate the needs of embedded cores [3]. In [4] the
application time by broadcasting test configuration. We efficient technique for test data volume reduction based on
compare our method based on single, multiple, 1-1 in-order the shared scan-in (ILS) architecture and the scan chain
mapping, even distribution, nearest signal probability reconfiguration architecture is proposed.
matching, and in-order pseudo-exhaustive method. The In the ILS architecture a single long scan chain is divided
results of our experiments indicate that our method into many short segments, all of which are parallel loaded
reducing the test pattern number and the test application with the same vector. This method can effectively reduce
time by running the ATPG tool provided by SIS. both test data volume and test application time [5] and [6].
In this paper we shall describe a broadcast scan
Key-icatWor i Te architecture that can reduce the test pattern and test
application time. Based on the balance and longest common
subsequence method. There, our method tries to balance
assign pairwise similar flip-flops to the same position in
A structured test technique like the full scan is widely each CUT scan chain.
used in the industry to achieve high coverage and to reduce To demonstrate the effectiveness of the proposed
the complexity of test generation by making all memory method, experiment results on both the ISCAS'85
elements in the circuit both controllable and observable combinational benchmark circuits [7] and the ISCAS'89
through a scan chain. The full scan technique involves sequential benchmark circuits [8] will be given. The result
controlling (observing) the memory elements by serially shows that the proposed method can reduce the test patterns
shifting in (out) the values to (from) the flip-flops. and the test application time. It is found that we only need
297 test patterns to detect all detectable faults in all five
Flip-Flop ISCAS'85 combinational circuits. For the sequential
circuits, we show that with our method, 1322 test patterns
are enough for the five ISCAS'89 scan-based sequential
Scan Scan circuits.
Chain Chai The organization of this paper is as follows. Section 2
Inoputs pdescribes the basic concepts of broadcasting. We will
illustrate our proposed method in Section 3 and show the
experimental results by which we will compare our method
with previous work on ISCAS'85 and ISCAS'89
Figure 1 Traditional Multiple Scan Atrhitecture benchmarks in Section 4. Finally, Section 5 presents the
conc usions.
Single scan chains technique have the long test
application time. In a traditional multiple scan architecture 2 BASIC CONCEPTS
of Figure 1, it will require much higher number of extra I/Opins~~~~~ ~ ~[1]Mayipoeet.oteetapiaintm Test compzaction can also be done after a set of test
and test data volume for core-based designs, have been patterns has been generated. The basic idea here iS to
suggested in the literature. An approach called the broadcast explore the compatibility among the generated test patterns
and try to replace them with a new set of test patterns thatscan can share the test stimulus for a single input to support hssalrsz u tl oesalfut htaedtce
multiple scan chains [2]. A new architecture called the by th .rgnltetst[]
Illinois Scan Architecture (ILS) was recently proposed to byteognatstet[]
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In the VLSI technology, the number of system primary 3.1 Balance
inputs can be quite large. Hence how to select a virtual
circuit such that the number of generated test patterns is In this phase, we try to evenly distribute the
minimum becomes the important problem. The "virtual connection the CUT(l).The CUT(1) have the most of the
rla input pins. Similar to the Even Distribution method in [10],
outi we connect the CUT(2) to the first CUT(1), and the
L] b eT e v-urn e remaining circuits which can fit the last pins of
outL4 Testvectors CUT(1).This process continues until no circuits can fit theV0 1 0 1 01 0 remaining pins ofCUT(1).
0 11 0 1 1 11 3.2 Longest common subsequence (LCS)
Ed 10 0 0 0 1J_ ]d - 1 0 0 0:0 10 3.2.1 Basic Concepts ofan LCSS; _ t * ~~~~~~out:5 0 1 1 1 1 10 1
1 1 1 0001r He - =011111 Here, we shall consider the longest common
]fou1"0tt i 9subsequence (LCS) problem. A subsequence of a given
E g sequence is just the given sequence with some elements left[Luh out. Given a sequence X = <x1, x2, ..., xm>, we say that
Scan in sequence Z = <Z1,Z2,...zk> is a subsequence of X if there
Figure 2: Traditional single scan test configuration
exists a strictly increasing sequence <i1 . . ,ik> of indices
circuit" is just for ATPG process to generate common test of X such that for all j = 1,2,...,k. For example, Z =<B, C,
vectors that are effective for all test circuits [10]. ' ' '
a
'
The "broadcasting test configuration" can reduce the D, B> is a subsequene of X =<B, C, A, D, A, B> with
test pattern and the test application time. As shown in coren ine sequence <an, ,.AGiven two sequence X and Y. A sequence Z iS aFigure 2, we have the test width equal to 8, and a set of test
' ' . e~~~~~~~~~~ommonsubsequence of X and Y if Z iS a subsequence of
vectors. We can find that the test pattern number is equal to both X and Y. For example, if X = <A, C, B, D, A, B, B>
9. Using the proposed method -- the broadcasting test and Y '<B A, C, A, B, A, B>, the sequence <A,C,B> is a
configuration, as shown in Figure 3, we bind together (a,d), common subsequence of both X and Y. The sequence <A, C,
outl B> is not a longest common subsequence (LCS) ofX and Y.
_{0 b 7 'i) T ciul2 However, since it has length 3 and the sequence <A, C, B,
out3 Testvectors A>, which is also common to both X and Y, has length 4.
C _ uE4lt4 d e f:g h00u1 1 0 0 The sequence <A, C, B, A> is an LCS ofX and Y, as is the
1 1 0 0 0 sequence <C, B, A, B>, since there is no common
1 0001 subsequence of length 5 or greater.
<~~ ~
~~~~
gt5 0111010100 legt_out noo11101 3.2.2 Computing the length ofan LCS
11111
o utLJf The process of finding the optimum broadcast scan
hj00 architecture will produce the minimum number of test
'S,can in pattern. We proposed a method to find the optimum
Figure 3Broadcasting testconfiguration broadcast scan architecture. Our method tries to assign pair
(b,e) and (c,f) for 1-1 mapping method. The test width equal similar flip-flops to the "same position" in each CUT scan
to 5, and the test pattern number is equal to 10. In this way, chain.
we can easily reduce the test application time from 8x9=72 The heuristic method first generates complete
to 5x10=50. In this paper, we present efficient method for specified test sets for the each circuit under test. The test
reducing test application time by broadcasting test sets can represented two-dimensional matrix where each
configuration. We used the balance and longest common row is a test vector and each column is the values that will
subsequence method. Our method tries to balance assign be assigned to a single flip-flop of the circuit. For any two
pairwise similar flip-flops to the same position in each scan columns, we can used the longest common subsequence
chain. method to compute these matrix are similar flip-flop value
to the same position. An example test sets for circuit A and
3 HEURISTIC METHOD B in Figure 4 in which only X1 and Y3 have the most
In this section, we show that our proposed method for number of the LCS is 5. We can bind together Xl and Y3.
broadcasting scan configuration. We call this method the
balance and longest common subsequence (BL) algorithm.
Next two subsections we will illustrate these two phases in
detail.
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Test Set A Test Set B the single scan chains method, the multiple scan chains
method, the 1-1 in-order mapping method, the even
The number of LCS is 5 4 distribution method, the nearest signal probability matching
X2 >j X4 X5 X6 X7 >8 Yi Y2 Y 3 Y 4 Y 6 Y6 method, the in-order pseudo-exhaustive method, balance
1 0 1 0 0 1 0 1 0 1 1 1 0 1 and longest common subsequence methods.
1 1 0 0 1 1 0 1 1 0 1 1 1 0 The 8th of Table 2 show the results of our method0 10 01 1 00 0 0 00 00
X 1 0 1 0 1 1 1 1 1 1 0 1 1
0 0 0 0 1 0 0 1 1 0 0 1 0 1 Table lInvidual ATPG Re ssults of ISCAST5 Clrcuits
1 0 0 1 1 1 1 1 Circuits ;PI / PO #Faults #Gates #RF # TP
01010111 C432 36/7 498 160 1 50
1 0 0 0 0 0 1 0
C1355 41/32 1082 546 0 96
C1908 33/25 882 880 3 67
Figure 4. Test sets of circLits A and B C2670 233/140 1900 1193 7 141
C6288 32/32 5840 2416 34 43
3.3 Balance and Longest common subsequence (BL) Total 375/160 10202 5195 45 397
PIIPO: Pr may Iput/Output,RF Redundant FaultsTP: Test Pattems
method
Table 2.Experimental Results for ISCAS'85 Circuit
The BL algorithm for broadcast test configuration is Sie Miple #1-lmap #Balaice #Pro #PE #BL
show in Figure 5. First all of the CUTs are even distribution. Test Patterns 397 397 321 314 310 305 297
This process continues until no circuits can fit the Scan Chaini Legth. 375 233 233 233 233 233 233
remaining pins of CUT(1). Then compute the number of the TATiire 148875 92501 74793 73162 72230 71065 69201
LCS for the all pins of CUT. Finally, if there have the most Nor2izedTAThe 1 0.621 0.502 0.491 0.485 0.477 0.464
numberofLCS for input pins, we can bind together. 1- map -I In-Order Mpp, Balance:EvenDistributon, Pro:Nearest Sgig13Probabity Matching
PE:in-Order Pseudoexhaustive, BL:Balance+Longest common subsequence TkTest Aphcafion
1 All of the CUJTs are even distribution. (balance and longest common subsequence). Totally 297
2.Find the CUT(l ) it must have the most input pins. test patterns are required to detect all faults in five
3.Choose the first pirn of CUT(2) ISCAS'85 circuits using our method. Clearly these numbers
4.Oompute the most number of the LOS for the first pin are significantly smaller than the total number of patterns
of CUT(2) and the pins of CUT(1). required for five combinational circuits (397).The test
5.We bind together the most niumber of LCS forinput application time is calculated by 297x233=69201 cycles for
pins.
our method, which are about 46.4% of the single scan chain
6.Choose the next pin of CUT(2). And so on repeat method, 74.80 of the multiple scan chain* td9OofStep4 and Step5 until all pins of CUT(2) bind s finish. method,9
the 1-1 in-order mapping method, 94.5% of the even7.Choose the next CUT. And so on repeat Step4 Step5 d
and Step6 until all pins of CUT bindsfinish, distribution method, 95.8% of the nearest signal probability
matching method and 97.3% of the in-order
Figure 5. BL algorithm for broadcast test configuration pseudo-exhaustive method, respectively.
For the sequential benchmark circuits, we assume that
4 EXPERIMENTAL RESULTS only the flip-flops of the circuits are chain together. The
We used the five ISCAS'85 combinational circuits and results for individual circuits process is given in Table 3,
the five circuits of ISCAS' 89 in our experiments. The where we find that totally 21341 faults can be detected by
longest common subsequence method is implemented on a 2036 patterns. In Table 4, the results of our method are
Intel pentium4-2.4G Windows XP machine in C compared with the single scan chains method, the multiple
language. A commercial ATPG tool is used to generate scan chains method, the 1-1 in-order mapping method, the
common test patterns for broadcast scan architecture. All even distribution method, the nearest signal probability
experiments are performed on a SUN UltraSparc matching method, and the in-order pseudo-exhaustive
workstation. method. The 1-1 in-order mapping method in which all the
Table 1 shows the ATPG results for each individual first pins of each circuit are connected together, all the
circuit in the ISCAS'8bnmk W findt totally second pins of each circuit are connected together, and so
397 test patterns are required to detect all 10157 detectable onThevndsrbtnmtodriso"vnldsrbu"
falsi*h ieICS'8 ecmr icis the connection among the input of the first circuit under test.
The experimental results for test application time for Tenaetsga rbblt acigmto st
combinationalcircuits C432 C1355, C190, C267, an connect the pins that have relatively closest probabilities of
C6288~~~~~ ~is shw in Ta'2h oun i al rsn logic one or zero such that any two pins that will share the
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